



Contribution ID: 220

Type: Poster

Scaling ion traps for quantum computing

The design, fabrication and preliminary testing of a chip-scale, multi-zone, surface electrode ion trap is reported. The modular design and fabrication techniques used are anticipated to advance scalability of ion trap quantum computing architectures.

Primary author: Dr UYS, Hermann (National Laser Centre, CSIR)

Co-authors: Dr VANDEVENDER, A.P. (National Institute of Standards and Technology, Boulder, Colorado, USA); Dr OSPELKAUS, C (National Institute of Standards and Technology, Boulder, Colorado, USA); Dr LEIBFRIED, D (National Institute of Standards and Technology, Boulder, Colorado, USA); Dr WINELAND, D.J. (National Institute of Standards and Technology, Boulder, Colorado, USA); Dr BRITTON, J (National Institute of Standards and Technology, Boulder, Colorado, USA); Dr WESENBERG, J.H. (Centre for Quantum Technologies, National University of Singapore, Singapore); Dr BOLLINGER, J.J. (National Institute of Standards and Technology, Boulder, Colorado, USA); Dr AMINI, J.M. (Georgia Tech Quantum Institute, GTRI/STL, Atlanta, Georgia, USA); Dr SEIDELIN, S (Institut Neel-CNRS, BP 166, 25, rue des Martyrs, 38042 Grenoble Cedex 9, France)

Presenter: Dr UYS, Hermann (National Laser Centre, CSIR)

Track Classification: Track C - Lasers, Optics and Spectroscopy